M1A3P1000-1QN144I Datasheet

1 – ProASIC®3 Flash Family FPGAs with Optional Soft ARM Support



1 – ProASIC®3 Flash Family FPGAs with Optional Soft ARM Support

Features and Benefits
High Capacity
   • 15 k to 1 M System Gates
   • Up to 144 kbits of True Dual-Port SRAM
   • Up to 300 User I/Os
Reprogrammable Flash Technology
   • 130-nm, 7-Layer Metal (6 Copper), Flash-Based CMOS
   • Live at Power-Up (LAPU) Level 0 Support
   • Single-Chip Solution
   • Retains Programmed Design when Powered Off
High Performance
   • 350 MHz System Performance
   • 3.3 V, 66 MHz 64-Bit PCI†
In-System Programming (ISP) and Security
   • Secure ISP Using On-Chip 128-Bit Advanced
      Encryption Standard (AES) Decryption (except ARM®-
      enabled ProASIC®3 devices) via JTAG (IEEE 1532–
   • FlashLock® to Secure FPGA Contents
Low Power
   • Core Voltage for Low Power
   • Support for 1.5 V-Only Systems
   • Low-Impedance Flash Switches
High-Performance Routing Hierarchy
   • Segmented, Hierarchical Routing and Clock Structure
Advanced I/O
   • 700 Mbps DDR, LVDS-Capable I/Os (A3P250 and above)
   • 1.5 V, 1.8 V, 2.5 V, and 3.3 V Mixed-Voltage Operation
   • Bank-Selectable I/O Voltages—up to 4 Banks per Chip
   • Single-Ended I/O Standards: LVTTL, LVCMOS 3.3 V /
      2.5 V / 1.8 V / 1.5 V, 3.3 V PCI / 3.3 V PCI-X† and
      LVCMOS 2.5 V / 5.0 V Input
   • Differential I/O Standards: LVPECL, LVDS, BLVDS, and
      M-LVDS (A3P250 and above)
   • I/O Registers on Input, Output, and Enable Paths
   • Hot-Swappable and Cold Sparing I/Os‡
   • Programmable Output Slew Rate† and Drive Strength
   • Weak Pull-Up/-Down
   • IEEE 1149.1 (JTAG) Boundary Scan Test
   • Pin-Compatible Packages across the ProASIC3 Family
Clock Conditioning Circuit (CCC) and PLL†
   • Six CCC Blocks, One with an Integrated PLL
   • Configurable Phase-Shift, Multiply/Divide, Delay
      Capabilities and External Feedback
   • Wide Input Frequency Range (1.5 MHz to 350 MHz)
Embedded Memory†
   • 1 kbit of FlashROM User Nonvolatile Memory
   • SRAMs and FIFOs with Variable-Aspect-Ratio 4,608-Bit
      RAM Blocks (×1, ×2, ×4, ×9, and ×18 organizations)†
   • True Dual-Port SRAM (except ×18)
ARM Processor Support in ProASIC3 FPGAs
   • M1 and M7 ProASIC3 Devices—Cortex-M1 and
      CoreMP7 Soft Processor Available with or without



Manufacturer information

Warm Hint

What HQEW.NET can offer here?
1. www.hqew.net/product-data provides numerous and various electronic part data-sheet and technology document here., if it can't be shown, Please feel free to ask us for it.
2. www.hqew.net/news provides the latest information of the semiconductor industry or the electronics industry for you.
3. www.hqew.net provides verified suppliers and numerous electronic components for your demand and business.
Any questions you can contact us by email cs@hqew.net.
Request for Datasheet

  • Part No     :
  • Your Email:
  • Content     :

related datasheet
Browse Alphabetically: A B C D E F G H I J K L M N O P Q R S T U V W X Y Z 0 1 2 3 4 5 6 7 8 9
Contact Us


One to One Customer Service