Home datasheet KM44L64441AB-FY

KM44L64441AB-FY

128Mb DDR SDRAM
Share:
Manufacturer

Description

Key Features
Features
• Double-data-rate architecture; two data transfers per clock cycle
• Bidirectional data strobe(DQS)
• Four banks operation
• Differential clock inputs(CK and CK)
• DLL aligns DQ and DQS transition with CK transition
• MRS cycle with address key programs
   -. Read latency 2, 2.5 (clock)
   -. Burst length (2, 4, 8)
   -. Burst type (sequential & interleave)
• All inputs except data & DM are sampled at the positive going edge of the system clock(CK)
• Data I/O transactions on both edges of data strobe
• Edge aligned data output, center aligned data input
• LDM,UDM/DM for write masking only
• Auto & Self refresh
• 15.6us refresh interval
• Maximum burst refresh cycle : 8
• 66pin TSOP II package

Features

Parameters


Manufacturer information

SAMSUNG
Warm Hint

What HQEW.NET can offer here?
1. www.hqew.net/product-data provides numerous and various electronic part data-sheet and technology document here., if it can't be shown, Please feel free to ask us for it.
2. www.hqew.net/news provides the latest information of the semiconductor industry or the electronics industry for you.
3. www.hqew.net provides verified suppliers and numerous electronic components for your demand and business.
Any questions you can contact us by email support@hqew.net.
Request for Datasheet

  • Part No     :
  • Your Email:
  • Content     :

Other products data
Post Buying Request
Latest News & Exhibitons
Contact Us

+86-755-83536845

One to One Customer Service

17190417227